Amendments to the Claims

The following listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims

- 1 1. (Currently Amended) An apparatus, comprising: 2 a first interface: a second interface not directly coupled to said first interface; and 3 4 a cache accessible from said first interface and said second interface, to 5 contain a cache line with a first cache coherency state when accessed from said first interface and a second cache coherency state when accessed from 6 7 said second interface, wherein said first cache coherency state has higher 8 privilege than said second cache coherency state when said second interface is 9 coupled to a processor.
- 1 2. (Cancelled)
- 3. (Currently Amended) The apparatus of <u>claim 2 claim 1</u>, wherein said second cache coherency state is to reduce snoop transactions on said second interface.
- 4. (Currently Amended) The apparatus of claim 2 claim 1, wherein said first cache coherency state is exclusive and said second cache coherency state is shared.
- 5. (Currently Amended) The apparatus of claim 2 claim 1, wherein said first cache coherency state is modified and said second cache coherency state is shared.

Application No.: 10/662,093 Filed: 09/12/2003

Page 2 of 15

Examiner: Chery, M. Art Unit: 2188

1	6. (Original) The apparatus of claim 3, wherein said second cache
2	coherency state supports speculative invalidation.
1	7. (Original) The apparatus of claim 6, wherein said first cache
2	coherency state is modified and said second cache coherency state is invalid.
1	8. (Original) The apparatus of claim 6, wherein said first cache
2	coherency state is exclusive and said second cache coherency state is invalid.
1	9. (Original) The apparatus of claim 6, wherein said first cache
2	coherency state is shared and said second cache coherency state is invalid.
1	10. (Original) The apparatus of claim 6, wherein said second cache
2	coherency state further supports explicit invalidation.
4	
1	11. (Currently Amended) A method, comprising:
2	associating a first cache coherency state with a first cache line in a first
3	cache, said first cache coherency state being a single cache coherency state;
4	associating a second cache coherency state with a second cache line in
5	a second cache in an inner relationship to said first cache;
6	transitioning said first cache coherency state to a joint cache coherency
7	state including said first cache coherency state for outer interfaces and a third
8	cache coherency state for inner interfaces; and
9	transitioning said second cache coherency state to said third cache
10	coherency state.
4	40 (Original) The month of state 44 of the state of the s
1	12. (Original) The method of claim 11, wherein said first cache coherency
2	state is exclusive, said second cache coherency state is invalid, and said third

cache coherency state is shared.

3

Page 3 of 15

Examiner: Chery, M. Art Unit: 2188

1	13. (Original) The method of claim 11, wherein said first cache coherency
2	state is modified, said second cache coherency state is modified, and said third
3	cache coherency state is invalid.
_	
1	14. (Currently Amended) A method, comprising:
2	associating a first cache coherency state with a first cache line in a first
3	cache, said first cache coherency state being a single cache coherency state;
4	associating a second cache coherency state with a second cache line in
5	a second cache in an inner relationship to said first cache;
6	transitioning said second cache coherency state to an invalid state; and
7	transitioning said first cache coherency state to a joint cache coherency
8	state including said first cache coherency state for outer interfaces and an
9	invalid state for inner interfaces.
1	15. (Original) The method of claim 14, wherein said first cache coherency
2	state is modified.
1	(Original) The method of claim 14, wherein said first cache coherency
2	state is exclusive.
1	17. (Original) The method of claim 14, wherein said first cache coherency
2	state is shared.
1	18. (Currently Amended) A method, comprising:
2	associating a first cache coherency state with a first cache line in a first
3	cache, said first cache coherency state being a single cache coherency state;
4	associating an invalid state with a second cache line in a second cache
5	in an inner relationship to said first cache;
6	transitioning said invalid state to a shared state; and
7	transitioning said first cache coherency state to a joint cache coherency

state including a shared state for inner interfaces.

8

Page 4 of 15

Examiner: Chery, M. Art Unit: 2188

1	19. (Original) The method of claim 18, wherein said first cache coherency
2	state is invalid and said joint cache coherency state is exclusive-shared.
1	20. (Original) The method of claim 18, wherein said first cache coherency
2	state is modified-invalid and said joint cache coherency state is modified-
3	shared.
1	21. (Currently Amended) An apparatus, comprising:
2	means for associating a first cache coherency state with a first cache line
3	in a first cache, said first cache coherency state being a single cache coherency
4	state;
5	means for associating a second cache coherency state with a second
6	cache line in a second cache in an inner relationship to said first cache;
7	means for transitioning said first cache coherency state to a joint cache
8	coherency state including said first cache coherency state for outer interfaces
9	and a third cache coherency state for inner interfaces; and
10	means for transitioning said second cache coherency state to said third
11	cache coherency state.
1	22. (Original) The apparatus of claim 21, wherein said first cache
2	coherency state is exclusive, said second cache coherency state is invalid, and
3	said third cache coherency state is shared.
1	23. (Original) The apparatus of claim 21, wherein said first cache
2	coherency state is modified, said second cache coherency state is modified,

and said third cache coherency state is invalid.

3

1	24. (Currently Amended) An apparatus, comprising:
2	means for associating a first cache coherency state with a first cache line
3	in a first cache, said first cache coherency state being a single cache coherency
4	state;
5	means for associating a second cache coherency state with a second
6	cache line in a second cache in an inner relationship to said first cache;
7	means for transitioning said second cache coherency state to an invalid
8	state; and
9	means for transitioning said first cache coherency state to a joint cache
10	coherency state including said first cache coherency state for outer interfaces
11	and an invalid state for inner interfaces.
1	25. (Currently Amended) The method_apparatus_of claim 24, wherein
2	said first cache coherency state is modified.
1	26. (Currently Amended) The method apparatus of claim 24, wherein
2	said first cache coherency state is exclusive.
1	27. (Currently Amended) The method apparatus of claim 24, wherein
2	said first cache coherency state is shared.
1	28. (Currently Amended) An apparatus, comprising:
2	means for associating a first cache coherency state with a first cache line
3	in a first cache, said first cache coherency state being a single cache coherency
4	state;
5	means for associating an invalid state with a second cache line in a
6	second cache in an inner relationship to said first cache;
7	means for transitioning said invalid state to a shared state; and
8	means for transitioning said first cache coherency state to a joint cache
9	coherency state including a shared state for inner interfaces.

1	29. (Original) The apparatus of claim 28, wherein said first cache
2	coherency state is invalid and said joint cache coherency state is exclusive-
3	shared.
1	30. (Original) The apparatus of claim 28, wherein said first cache
2	coherency state is modified-invalid and said joint cache coherency state is
3	modified-shared.
1	31. (Currently Amended) A system, comprising:
2	a cache accessible from a first interface and a second interface, to
3	contain a cache line with a first cache coherency state when accessed from
4	said first interface and a second cache coherency state when accessed from
5	said second interface, wherein said first cache coherency state has higher
6	privilege than said second cache coherency state when said second interface is
7	coupled to a processor;
8	a bus bridge to a third interface; and
9	an input-output device coupled to said third interface.
1	32. (Cancelled)
1	33. (Original) The system of claim 31, wherein said second cache
2	coherency state is to reduce snoop transactions on said second
_	concrency state is to reduce shoop transactions on said second

interface.

3

1